： https://www.corange.design/ 想要用設計來幫助人們嗎？ 歡迎加入我們的行列，讓我們一起為提升居住空間的生活品質而努力！

工作內容： 1. 根據 UI/UX 的設計, 切出需求所需的 layout 以及組件 2. 熟悉 ES5/ES6 前端框架與後端 API 串接 3. 建構高複用性組件及模組化的程式碼的 Vue 組件，和設計及後端團隊協同分析並優化現有 Web 專案 4. 熟悉 Vue 5. 熟悉 HTML/JavaScript/CSS/Sass 6. 了解 state-management framework 7. 能使用相關除錯工具來偵錯，如Vue/Chrome debugging tools 8. 編寫可測試化的程式碼 9. 擁有Git版本控制實務經驗 10. 擁有解決mobile瀏覽器支援性的經驗

1. Frontend design flow automation development 2. In charge of simulation and EMIR EDA tool usage and design flow 3. PDK

verification, Chip integration (floorplan design, package bonding, chip synthesis, and STA) as well as handling SoC design flow.

accelerate chip design and improve efficiency throughout the design flow with AI-powered EDA tools? As part of our teams, you’ll

synthesis, routing, si, DFM, DRC/LVS in both hierarchical and low power designs. 2.Responsible for Physical Design flow

Mixer, PA. T/R Switch block design and trade-offs Experienced in CMOS VCO, DCO, ILO, Frequency divider/multiplier block design

(1) Responsible for rtl2gds design flow development (2) Build, debug, maintain project working environments (3) In house

based on mechanical constranints and schematic flow. -Routing of signal based on SI constraints. -DFx Analysis

Marvell products. ASIC design engineer responsible for post-RTL design flow. You will be responsible for block and /or

We are seeking a Junior Design Verification Engineer who is passionate about digital design verification and eager to

Performance, Power, Area) and yield targets. 6. Full Design Flow: Manage the full embedded memory design flow, including

Design analog circuits and mixed signal IC.

1.Create digital SRAM design flow, including RTL coding, synthesis and floorplan consideration. 2.Analysis and provide the

front-end integration team and physical design team on timing closure. 9. Co-ordinating design and implementation activities.

【產品線描述】 擔任於CAD (Design Methodology) 建置 APR flow 【工作說明】 1. Physical design flow development and technical support (APR

1.In charge of digital circuit design/verify by Verilog/VHDL 2.Familiar with ASIC design flow or FPGA development 3.

Design High speed interface IC.

*本職缺為日本當地(非外派)職缺，在台灣招募後由創意電子日本子公司聘用，薪資、福利依創意電子日本子公司(橫濱)標準。 ※Job Contents: 1. Perform Netlist-to-GDS design flow, including

We are seeking a highly motivated Design Verification Engineer to join our dynamic team. You will be responsible for

and practical experience. You will be responsible for leading the space planning and overall design of the luxury hotel and

1. VLSI Advance Technology Node (2nm and Below) Physical Design Implementation. 2. Comprehensive scope to touch, including